

FIG._4-1




FIG._5-1

28c'




FIG. 5-2




FIG. 4-2




Fig. 5-3





Fig. 4-3






FIG._7




FIG. 8





FIG._11




FIG._12




FIG._13




FIG._14




FIG._15




FIG._16




FIG._17





FIG._18






FIG._19




FIG._20




FIG. 21




FIG. 24




FIG. 25




FIG. 26

FIG._27




FIG._28




FIG._29





FIG._30










FIG._31

FIG. 32-1








FIG. 36




FIG. 37-1




FIG. 37-2




FIG. 37-3




FIG. 37-4




FIG._38




FIG._39




FIG._40




FIG._41




FIG._42




FIG._43




FIG._44















FIG._45








FIG. 59




FIG. 60




FIG. 61




FIG. 62




FIG. 63




FIG. 64






FIG. 65






FIG. 71







FIG 72

Flexible Photo-imagable sheet (Polyguide)


Bonding sheet attach



Laminate




Exposure



710



Post cure



710



Assemble




FIG. 73




FIG._74 (Epitaxial growth and patterning)




FIG._75 (Epitaxial lift-off)




FIG._76 (Transfer)




Fig. A6

Fig. 82





Fig. 83



Transfer






Fig. 87: Buffer/Underclad coat/Metallization. Fig. 88: Thin-film device attach. Fig. 89: Via, Electrode formation.






FIG. 90




FIG. 91




FIG. 92




FIG. 93




FIG. 94













FIG. 95








FIG. 107







FIG. 108



FUJITSU Computer Packaging Technologies, Inc. — FCPT
 GS CX/CXX OE Solution --- OE-3D-Stack



A 22

FIG. 109

CONFIDENTIAL





Fig. 110

A23

(2/23/99) AA1 Detail picture Example for 3D-stack

(New version of the AA1 of 2/5/99)




Fig. 110

A 24

(2/23/99) AA2 Detail picture Example for 3D-stack'

(New version of the AA2 of 2/5/99)

FUJITSU Computer Packaging Technologies, Inc. — FCPT
Film/Z-Connection Application to OE-Substrate





Fig. 112

2/23/99-added 1

OE-Films



OE-film-W


Fig. 113



OE-film-D


Fig. 114

A8



OE-film-DW(V)


Fig. 115



OE-film-DW(M)

2/17/99-added 2

Fig. 116



(2/23/99) Fig. No. 44 Modified

F76.118

FUJITSU Computer Packaging Technologies, Inc. **FCPT**
FOLM with Optical Path Length Controller, Connector Buffer






Fig. 121
 (2/17/99) Fig. New-A4-Modified
 divided 2/4

FUJITSU Computer Packaging Technologies, Inc. — FCPT
FOLM with Optical Path Length Controller, Connector Buffer



(2/23/99) Fig. New-A4-Modified
 divided 2/4

FOLM: High-Speed Option






Fig 125

A 14






FUJITSU Computer Packaging Technologies, Inc. **FCPT**
OE-film: OE-IP, OE-Film-MCM




(2/23/99) Fig. New-41-Modified

FUJITSU Computer Packaging Technologies, Inc. — FCPT
OE-film: Light Modulator Transmitters



Examples of Light Modulators: Electro-Optic (EO) Modulator, Electro-Absorption (EA) Modulator

OE-film: Both-Side Packaging



2/23/99-added 3'

FUJITSU Computer Packaging Technologies, Inc. **FC**

Direct Jump from LSI






Fig. New A4 Modified

Computer Packaging Technologies, Inc. — FCPT

OE IP is Placed on the Opposit Side



(2/23/99) Fig. New-A2


Fig. 138

Fig. A5-Modific

OE-film: Smart Pixel



F16.141



F16.142

100000 Computer Packaging Technologies, Inc.

OE-Film/OE-Film Stack --- Back-Side Connection FCP





FIG. 143

A19

2/23/99-added 4'

FUJITSU Computer Packaging Technologies, Inc. — FCPT
 OE-Film/OE-Film Stack --- Back-Side Connection



DI

FIG 144

FUJITSU Computer Packaging Technologies, Inc. **FCPT**
OE-MCM/OE-Bord Stack




Fig. 145





Fig. 3/19/99-1

Fig. 146

Device Integration Process






FIG. 154




FIG. 155




FIG. 156-1




FIG. 156-2




FIG. 157

FIG._160







FIG._161








FIG. 166






FIG. 167






FIG._170




FIG._171




FIG._172








FIG._173

I/O Connection in OE Substrate (Planar Modulator)




FUJITSU Computer Packaging Technologies, Inc. **FCPT**
I/O Connection in OE Substrate (Planar Modulator)



6 um vias can be formed in blue area

I/O Connection in OE Substrate (Planar Modulator)



I/O Connection in OE Substrate (OE-VLSI)

Signal I/O count: 6000 = [1500 I/O per Layer] x [4-Layer]





Fig 185

FUJITSU Computer Packaging Technologies, Inc. **FCPT**

I/O Connection in OE Substrate (OE-VLSI)

Signal I/O count: 6000 = [1500 I/O per Layer] x [4-Layer]



I/O Connection in OE Substrate (OE-VLSI, WDM)

Signal I/O count: 6000 = [1500 I/O per Layer] x [4-Layer]




Fig 187

FUJITSU Computer Packaging Technologies, Inc. **FCPT**
I/O Connection in OE Substrate (OE-VLSI, WDM)

Signal I/O count: 6000 = [1500 I/O per Layer] x [4-Layer]




Fig 188

Grating/Filter

FUJITSU Computer Packaging Technologies, Inc. **FCPT**

I/O Connection in OE Substrate (Active OE Layer)

Signal I/O count: 6000 = [1500 I/O per Layer] x [4-Layer]




Fig. 189

FUJITSU Computer Packaging Technologies, Inc. **FCPT**

I/O Connection in OE Substrate (Active OE Layer)

Signal I/O count: 6000 = [1500 I/O per Layer] x [4-Layer]





Fig 190

FUJITSU Computer Packaging Technologies, Inc. **FCPT**
I/O Connection in OE Substrate (Active OE Layer, WDM)

Signal I/O count: 6000 = [1500 I/O per Layer] x [4-Layer]



Grating/Filter 1280d
 Fig 191A

FUJITSU Computer Packaging Technologies, Inc. **FCPT**
I/O Connection in OE Substrate (Active OE Layer, WDM)

Signal I/O count: 6000 = [1500 I/O per Layer] x [4-Layer]















Fig 191B





204949-206499




Fig 244




Fig 246




Fig 248




Fig 250




Fig 252




Fig 254




Fig 245




Fig 247




Fig 249




Fig 251




Fig 253







Fig 255



2014-03-25-09:50





In the case of multi layer (a1-a16) process is repeated on the (a16).
 -it is also possible to repeat (a3-a16) or (a1, a3-a16)




Fig 302




Fig 303




Fig 304




Fig 305




Fig 306




Fig 307




Fig 308




Fig 309




Fig 310




Fig 311




Fig 312






Fig 313




1301 1350a 1350b 1350c


300





067566-040400





In the case of multi layer (a1-a12) process is repeated on the (a12).
 -it is also possible to repeat (a3-a12) or (a1, a3-a12)





Conventional and Invented Waveguide Structure Examples




Conventional Corner Turning Structure




Invented Corner Turning Structure (I)




Invented Corner Turning Structure (II)




Conventional Coupler Structure (I)



Invented Coupler Structure (I)



Invented Coupler Structure (II)



FUJITSU Computer Packaging Technologies, Inc. **FCPT**
Excimer Laser Ablation Example for Beveled Cut (2)

Fig. 348








Fig. 349





FUJITSU Computer Packaging Technologies, Inc. **FCPT**
Invented Corner Turning Structure (A)



Example 3: Z waveguide Fab. Process 1

-
- (a1) Metal pattern formation
Fig 376
- (a2) Core coat
[DuPont, AlliedSig, ORMOCERS or F-PI]
Fig 378
- (a3) Z-WG core patterning
[UV-Exposure, mask-formation+RIE, Laser, or Dupont process]
Fig 380
- (a4) Clad coat
(for AlliedSig, ORMOCERS)
(for planarization viscosity adjust if necessary CMP)
Fig 382
- (a5) Core coat
[DuPont, AlliedSig, ORMOCERS or F-PI]
Fig 384
- (a6) WG core patterning
[UV-Exposure, mask-formation+RIE, Laser, or Dupont process]
Development
(for AlliedSig, ORMOCERS)
Fig 386

Example 4: Z waveguide Fab. Process 2

Fig 397

(a1) Metal pattern formation

Fig 396

(a2) Clad coat

[DuPont, AlliedSig, ORMOCERs or F-PI]

(a3) Clad patterning

[UV-Exposure, mask-formation+RIE, Laser or Dupont process]

Fig 400

Development

(for AlliedSig, ORMOCERs)

(a4) Core coat

Fig 402

(for planarization viscosity adjust if necessary CMP)

(a5) WG core patterning

[UV-Exposure, mask-formation+RIE, Laser or Dupont process]

Fig 404

Development


(for AlliedSig, ORMOCERs)


(a6) Over clad coat

Fig 406


[DuPont or AlliedSig or F-PI]

(for planarization viscosity adjust if necessary CMP)





In the case of multi layer (a1, a5-a8) or (a5-a8) process is repeated on the (a8).



[illegible]250 μm

(b) Trench wall formation of three different angles

